



Introduction

- General Problem: Predicting the throughput of compute-bound basic blocks on a specific microarchitecture.
- Existing tools (like IACA, llvm-mca, OSACA, CQA, lthemal) are often not very accurate.
- We show that in many cases, the following simple baseline yields similar or even better predictions than existing tools:

$$\max\left(1, \frac{n-1}{4}, \frac{m_r}{2}, m_w\right)$$

number of instructions *memory reads* *memory writes*



- We investigate how the accuracy can be improved.

Methodology

Instruction data
from uops.info

Detailed microarchitecture
models obtained by
reverse engineering
using nanoBench

New CPU simulator:
uiCA



uiCA.uops.info

Results

Comparison of the predictions of different tools for Skylake on an improved version of the BHive benchmark suite

